Escudo de la República de Colombia
Sistema Nacional de Biliotecas - Repositorio Institucional Universidad Nacional de Colombia Biblioteca Digital - Repositorio Institucional UN Sistema Nacional de Bibliotecas UN

Performance evaluation of macroblock-level parallelization of h.264 decoding on a cc-numa multiprocessor architecture

ALVAREZ, MAURICIO and RAMIREZ, ALEX and VALERO, MATEO and AZEVEDO, ARNALDO and MEENDERINCK, COR and JUURLINK, BEN (2010) Performance evaluation of macroblock-level parallelization of h.264 decoding on a cc-numa multiprocessor architecture. Avances en Sistemas e Informática; Vol. 6, núm. 1 (2009); 219-228 Avances en Sistemas e Informática; Vol. 6, núm. 1 (2009); 219-228 1909-0056 1657-7663 .

Texto completo

[img]
Vista previa
PDF
1MB

URL oficial: http://revistas.unal.edu.co/index.php/avances/arti...

Resumen

This paper presents a study of the performance scalability of a macroblock-level parallelization of the H.264 decoder for High Definition (HD) applications on a multiprocessor architecture. We have implemented this parallelization on a cache coherent Non-uniform Memory Access (cc-NUMA) shared memory multiprocessor (SMP) and compared the results with the theoretical expectations. The study includes the evaluation of three different scheduling techniques: static, dynamic and dynamic with tail-submit. A dynamic scheduling approach with a tail-submit optimization presents the best performance obtaining a maximum speedup of 9.5 with 24 processors. A detailed profiling analysis showed that thread synchronization is one of the limiting factors for achieving a better scalability. The paper includes an evaluation of the impact of using blocking synchronization APIs like POSIX threads and POSIX real-time extensions. Results showed that macroblock-level parallelism as a very fine-grain form of Thread-Level Parallelism (TLP) is highly affected by the thread synchronization overhead generated by these APIs. Other synchronization methods, possibly with hardware support, are required in order to make MB-level parallelization more scalable.

Tipo de documento:Artículo - Article
Información adicional:Derechos de autor reservados
Palabras clave:Video codec parallelization, multicore architectures, synchronization, H.264, multiprocessor architectures
Unidad administrativa:Revistas electrónicas UN > Avances en Sistemas e Informática
Código ID:18638
Enviado por : Dirección Nacional de Bibliotecas STECNICO
Enviado el día :25 Junio 2014 18:30
Ultima modificación:19 Agosto 2014 03:58
Ultima modificación:19 Agosto 2014 03:58
Exportar:Clic aquí
Estadísticas:Clic aquí
Compartir:

Solamente administradores del repositorio: página de control del ítem

Vicerrectoría de Investigación: Número uno en investigación
Indexado por:
Indexado por Scholar Google WorldCat DRIVER Registry of Open Access Repositories OpenDOAR Metabiblioteca BDCOL OAIster Red de repositorios latinoamericanos DSpace BASE Open archives La referencia Colombiae Open Access Theses and Dissertations Tesis latinoamericanas CLACSO
Este sitio web se ve mejor en Firefox